Related references
Note: Only part of the references are listed.A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology
Jianwen Li et al.
ELECTRONICS (2020)
Modeling of High-Resolution Data Converter: Two-Step Pipelined-SAR ADC based on ISDM
Bo Gao et al.
ELECTRONICS (2020)
A 12-Bit 200 MS/s Pipelined-SAR ADC Using Back-Ground Calibration for Inter-Stage Gain
Junjie Wu et al.
ELECTRONICS (2020)
A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability
Min-Jae Seo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS
Athanasios T. Ramkaj et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 2.6 GS/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology
Dong Wang et al.
ELECTRONICS (2019)
A 9.1-ENOB 6-mW 10-Bit 500-MS/s Pipelined-SAR ADC With Current-Mode Residue Processing in 28-nm CMOS
Kyoung-Jun Moon et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 10-mW 16-b 15-MS/s Two-Step SAR ADC With 95-dB DR Using Dual-Deadzone Ring Amplifier
Ahmed ElShater et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme
Hyun-Wook Kang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A 69-dB SNDR 300-MS/s Two-Time Interleaved Pipelined SAR ADC in 16-nm CMOS FinFET With Capacitive Reference Stabilization
Ewout Martens et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/Cycle Time-Interleaved SAR ADC With Dual Reference Shifting and Interpolation
Jae-Won Nam et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A 12-bit 300-MS/s SAR ADC With Inverter-Based Preamplifier and Common-Mode-Regulation DAC in 14-nm CMOS FinFET
Danny Luu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A Non-Interleaved 12-b 330-MS/s Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub-1-dB SNDR Variation
Hai Huang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)
A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI- SAR) ADC
Wan Kim et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC
Yong Lim et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2015)
Share Paper
