Related references
Note: Only part of the references are listed.Design of CMOS three-stage amplifiers for near-to-minimum settling-time
Gianluca Giustolisi et al.
MICROELECTRONICS JOURNAL (2021)
Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior
Gianluca Giustolisi et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2021)
0.6-V CMOS cascode OTA with complementary gate-driven gain-boosting and forward body bias
Danilo Cellucci et al.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2020)
Adaptively Biased Output Cap-Less NMOS LDO With 19 ns Settling Time
Debashis Mandal et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2019)
A High Power Supply Rejection and Fast Settling Time Capacitor-Less LDO
Fernando Lavalle-Aviles et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2019)
Class-AB CMOS output stages suitable for low-voltage amplifiers in nanometer technologies
Gianluca Giustolisi et al.
MICROELECTRONICS JOURNAL (2019)
In-Depth Analysis of Pole-Zero Compensations in CMOS Operational Transconductance Amplifiers
Gianluca Giustolisi et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
A Topology of Fully Differential Class-AB Symmetrical OTA With Improved CMRR
Francesco Centurelli et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2018)
Bessel-like compensation of three-stage operational transconductance amplifiers
Gianluca Giustolisi et al.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2018)
A 0.6 V class-AB rail-to-rail CMOS OTA exploiting threshold lowering
F. Centurelli et al.
ELECTRONICS LETTERS (2018)
A Sub-Microwatt Class-AB Super Buffer: Frequency Compensation for Settling-Time Improvement
Pakorn Prasopsin et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2018)
Robust design of CMOS amplifiers oriented to settling-time specification
Gianluca Giustolisi et al.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2017)
Compensation strategy for high-speed three-stage switched-capacitor amplifiers
G. Giustolisi et al.
ELECTRONICS LETTERS (2016)
0.7-V Three-Stage Class-AB CMOS Operational Transconductance Amplifier
Elena Cabrera-Bernal et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2016)
Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time
Gianluca Giustolisi et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
Settling Time and Noise Optimization of a Three-Stage Operational Transconductance Amplifier
Siddharth Seth et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2013)
A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS
Mohammad Taherzadeh-Sani et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
A 50-mA 1-nF Low-Voltage Low-Dropout Voltage Regulator for SoC Applications
Gianluca Giustolisi et al.
ETRI JOURNAL (2010)
The Design of Fast-Settling Three-Stage Amplifiers Using the Open-Loop Damping Factor as a Design Parameter
Ray Nguyen et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2010)
Dynamic-biased capacitor-free NMOS LDO voltage regulator
G. Giustolisi et al.
ELECTRONICS LETTERS (2009)
Settling Time Optimization for Three-Stage CMOS Amplifier Topologies
Andrea Pugliese et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2009)
Accurate Settling-Time Modeling and Design Procedures for Two-Stage Miller-Compensated Amplifiers for Switched-Capacitor Circuits
Jesus Ruiz-Amaya et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2009)
Modified Model for Settling Behavior of Operational Amplifiers in Nanoscale CMOS
Hamidreza Rezaee-Dehsorkh et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2009)
Design procedure for settling time minimization in three-stage nested-miller amplifiers
Andrea Pugliese et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2008)
Settling time optimisation for two-stage CMOS amplifiers with current-buffer Miller compensation
A. Pugliese et al.
ELECTRONICS LETTERS (2007)
Nanowatt, sub-nS OTAS, with sub-10-mV input offset, using series-parallel current mirrors
Alfredo Arnaud et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2006)
Device mismatch and tradeoffs in the design of analog circuits
PR Kinget
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2005)
Nested Miller compensation capacitor sizing rules for fast-settling amplifier design
A Pugliese et al.
ELECTRONICS LETTERS (2005)
An accurate analysis of slew rate for two-stage CMOS opamps
M Yavari et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2005)
Share Paper
