Related references
Note: Only part of the references are listed.A Highly Reliable and Energy Efficient Radiation Hardened 12T SRAM Cell Design
Chaudhry Indra Kumar et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2020)
Double Node Upset Tolerant RHBD15T SRAM Cell Design for Space Applications
C. H. Raghuram et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2020)
Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications
Qiang Zhao et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)
Radiation-Hardened 0.3-0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications
Yuanyuan Han et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)
Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
Jianwei Jiang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application
Chunyu Peng et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
The Increased Single-Event Upset Sensitivity of 65-nm DICE SRAM Induced by Total Ionizing Dose
Qiwen Zheng et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2018)
Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications
Jing Guo et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)
Design of highly reliable energy-efficient SEU tolerant 10T SRAM cell
C. I. Kumar et al.
ELECTRONICS LETTERS (2018)
We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
Le Dinh Trang Dang et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2017)
Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology
Jing Guo et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
DIRT latch: A novel low cost double node upset tolerant latch
Nikolaos Eftaxiopoulos et al.
MICROELECTRONICS RELIABILITY (2017)
Single event multiple upset-tolerant SRAM cell designs for nano-scale CMOS technology
Ramin Rajaei et al.
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES (2017)
Studying the Variation Effects of Radiation Hardened Quatro SRAM Bit-Cell
Le Dinh Trang Dang et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2016)
Soft error interception latch: double node charge sharing SEU tolerant design
K. Katsarou et al.
ELECTRONICS LETTERS (2015)
Design of Robust SRAM Cells Against Single-Event Multiple Effects for Nanometer Technologies
Ramin Rajaei et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2015)
DICE-based test structure to measure the strength of charge sharing effect
Xu Hui et al.
IEICE ELECTRONICS EXPRESS (2015)
Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology
Jing Guo et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2014)
High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology
Haiqing Nan et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2012)
Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset
Sheng Lin et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2012)
High-Performance Robust Latches
Martin Omana et al.
IEEE TRANSACTIONS ON COMPUTERS (2010)
A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
Shah M. Jahinuzzaman et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2009)
Charge collection and charge sharing in a 130 nm CMOS technology
Oluwole A. Amusan et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2006)
Soft error rate increase for new generations of SRAMs
T Granlund et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2003)
Share Paper
