4.3 Article

Single-Event Multiple Effect Tolerant RHBD14T SRAM Cell Design for Space Applications

Journal

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TDMR.2021.3049215

Keywords

Junctions; SRAM cells; MOS devices; Robustness; Single event upsets; Transistors; Inverters; Soft error; single event upset (SEU); single event multiple effect (SEME); SRAM cell

Funding

  1. Ministry of Electronics and Information Technology (MeitY), Government of India, through the Visvesvaraya Ph.D. Scheme for Electronics and IT
  2. Science and Engineering Research Board, A statutory body of the Department of Science and Technology, Government of India [SRG/2019/001898]

Ask authors/readers for more resources

SRAM is used as a memory storage element susceptible to radiation-induced SEUs, making robust SRAM bit-cell design a difficult task. As transistor sizes move into nanometer regimes, a new challenge of SEMEs has emerged in SRAM design. The proposed RHBD14T SRAM bit-cell is immune to SEUs and delivers higher SEME critical charge compared to state-of-the-art RHBD SRAM bit-cells.
Static Random Access Memory (SRAM) is primarily used as a memory storage element, which is susceptible to radiation-induced Single Event Upsets (SEUs). Hence, a robust SRAM bit-cell design is primarily a difficult task to address the space radiation environment. Furthermore, as the transistor's size moves into nanometer regimes, a new challenge like Single Event Multiple Effects (SEME's) evolved in SRAMs. SEME's make the design of SRAM a serious challenge. In this article, a novel Radiation Hardened By Design (RHBD) SRAM bit-cell is proposed based on the polarity upset mechanism of SEUs. This work shows that the proposed RHBD14T SRAM bit-cell is SEU immune and delivers higher SEME critical charge than state-of-the-art RHBD SRAM bit-cells. The Monte Carlo (MC) simulations further show that the proposed RHBD14T SRAM delivers the lower Probability of Failure when compared to reported RHBD SRAM cells. Consequently, the proposed bit cell's sensitive area is 128% lower with respect to the recently reported state-of-the-art RHBD RSP14T SRAM bit-cells.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.3
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available