Journal
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Volume 68, Issue 2, Pages 556-561Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSII.2020.3046514
Keywords
Capacitors; Video recording; Transistors; Topology; Logic gates; Power system measurements; Density measurement; DC-DC converter; switched-capacitor converter; SC converter; circuit techniques; design techniques; fully-integrated
Categories
Funding
- Research Grants Council of the Theme-Based Research Scheme of Hong Kong [T23-612/12-R]
Ask authors/readers for more resources
This brief tutorial presents recent circuit design techniques for high efficiency fully-integrated switched-capacitor converters, highlighting design challenges and tradeoffs among topology generation, parasitic loss reduction, clock generation and distribution, and close-loop regulation. Circuit techniques and design guidelines are suggested.
This brief presents a brief tutorial on recent circuit design techniques for high efficiency fully-integrated switched-capacitor (SC) converters. Design challenges for fully-integrated SC converters are highlighted, followed by consideration of tradeoffs among topology generation, parasitic loss reduction, clock generation and distribution, and close-loop regulation. Circuit techniques and design guidelines are suggested.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available
Share Paper
