Related references
Note: Only part of the references are listed.Controllable and Stable Quantized Conductance States in a Pt/HfOx/ITO Memristor
Wuhong Xue et al.
ADVANCED ELECTRONIC MATERIALS (2020)
Implementation of Unbalanced Ternary Logic Gates with the Combination of Spintronic Memristor and CMOS
Haifeng Zhang et al.
ELECTRONICS (2020)
Experimental Demonstration of Memristor-Aided Logic (MAGIC) Using Valence Change Memory (VCM)
Barak Hoffer et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Massive MIMO With Ternary ADCs
Cheng Zhang et al.
IEEE SIGNAL PROCESSING LETTERS (2020)
Overhead Requirements for Stateful Memristor Logic
Xuan Hu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Implementation of All 27 Possible Univariate Ternary Logics With a Single ZnO Memristor
Yue-Jun Zhang et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)
Analog Weights in ReRAM DNN Accelerators
Jason K. Eshraghian et al.
2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019) (2019)
A Memristor-CMOS Braun Multiplier Array for Arithmetic Pipelining
Seungbum Baek et al.
2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) (2019)
Ternary Functions Design Using Memristive Threshold Logic
Nancy Soliman et al.
IEEE ACCESS (2019)
Neuromorphic Vision Hybrid RRAM-CMOS Architecture
Jason Kamran Eshraghian et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)
Memristor-CNTFET based ternary logic gates
Nancy S. Soliman et al.
MICROELECTRONICS JOURNAL (2018)
Maximization of Crossbar Array Memory Using Fundamental Memristor Theory
Jason K. Eshraghian et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2017)
Memristor based unbalanced ternary logic gates
Muhammad Khalid et al.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING (2016)
MAGIC-Memristor-Aided Logic
Shahar Kvatinsky et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2014)
Synthesis of Balanced Ternary Reversible Logic Circuit
Bikromadittya Mondal et al.
2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013) (2013)
A 10-b Ternary SAR ADC With Quantization Time Information Utilization
Jon Guerber et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Sheng Lin et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2011)
'Memristive' switches enable 'stateful' logic operations via material implication
Julien Borghetti et al.
NATURE (2010)
Memristor-CMOS Hybrid Integrated Circuits for Reconfigurable Logic
Qiangfei Xia et al.
NANO LETTERS (2009)
Share Paper
