4.5 Review

Defect engineering in SiC technology for high-voltage power devices

Journal

APPLIED PHYSICS EXPRESS
Volume 13, Issue 12, Pages -

Publisher

IOP Publishing Ltd
DOI: 10.35848/1882-0786/abc787

Keywords

silicon carbide (SiC); power device; MOSFET; stacking fault; defect; channel mobility

Funding

  1. Crossministerial Strategic Innovation Promotion Program (SIP, Next-generation power electronics/Consistent RAMP
  2. D of next-generation SiC power electronics [funding agency: NEDO)]
  3. Open Innovation Platform with Enterprises, Research Institute and Academia (OPERA) Program from the Japan Science and Technology Agency

Ask authors/readers for more resources

Major features of silicon carbide (SiC) power devices include high blocking voltage, low on-state loss, and fast switching, compared with those of the Si counterparts. Through recent progress in the material and device technologies of SiC, production of 600-3300 V class SiC unipolar devices such as power metal-oxide-semiconductor field-effect transistors (MOSFETs) and Schottky barrier diodes has started, and the adoption of SiC devices has been demonstrated to greatly reduce power loss in real systems. However, the interface defects and bulk defects in SiC power MOSFETs severely limit the device performance and reliability. In this review, the advantages and present status of SiC devices are introduced and then defect engineering in SiC power devices is presented. In particular, two critical issues, namely defects near the oxide/SiC interface and the expansion of single Shockley-type stacking faults, are discussed. The current physical understanding as well as attempts to reduce these defects and to minimize defect-associated problems are reviewed.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available