4.4 Article

Realization of wafer-scale single-crystalline GaN film on CMOS-compatible Si(100) substrate by ion-cutting technique

Journal

SEMICONDUCTOR SCIENCE AND TECHNOLOGY
Volume 35, Issue 12, Pages -

Publisher

IOP PUBLISHING LTD
DOI: 10.1088/1361-6641/abb073

Keywords

heterogeneous integration; GaN on Si(100); ion cutting; wafer bonding

Funding

  1. National Key Research and Development of China [2017YFB0404100]
  2. National Natural Science Foundation of China [61874128, 61851406, 11705262, 11905282]
  3. Frontier Science Key Program of CAS [QYZDY-SSW-JSC032]
  4. Shanghai Science and Technology Innovation Action Plan Program [19511107200]
  5. Program of Shanghai Academic Research Leader [19XD1404600]
  6. Shanghai Sailing Program [19YF1456200, 19YF1456400]
  7. K. C. Wong Education Foundation [GJTD-2019-11]

Ask authors/readers for more resources

Heterogeneous integration of gallium nitride (GaN) film on complementary metal-oxide-semiconductor (CMOS)-compatible Si(100) substrate provides a material platform for future high-performance chips with multiple functions. In this work, a 2 inch wafer-scale single-crystalline GaN film is transferred from commercialized bulk GaN wafer onto Si(100) substrate by combining ion-slicing and modified surface-activated bonding with a sputtering-deposited Si nanolayer. The H(+)implantation fluence for the exfoliation of GaN film is as low as 2.5 x 10(17)cm(-2)and the full width at half maximum of the (0002) x-ray rocking curve of GaN film is 203 arcsec. The sliced bulk GaN wafer is recycled, which is beneficial to reduce the cost and to enhance the mass application of the ion-cutting technique to GaN. The exfoliation mechanism of H-implanted GaN is investigated. The activation energy for slicing GaN is only 2.08 eV owing to the high quality of the GaN wafer, while the wide residual damage band is still an obstacle to improving the quality of the GaN film. The successful demonstration of wafer-scale single-crystalline GaN film on Si(100) substrate will be of great benefit to the integration of high-performance GaN devices and Si CMOS integrated circuits with mature processing technology.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available