4.4 Article

Test results of ATLASPIX3-A reticle size HVCMOS pixel sensor designed for construction of multi chip modules

Publisher

ELSEVIER
DOI: 10.1016/j.nima.2020.164812

Keywords

ATLASPIX; HVCMOS; MAPS; Timing optimisation

Funding

  1. EU within H2020 project AIDA-2020 [654168]
  2. BMBF within H2020 project AIDA-2020 [654168]
  3. HV-MAPS Pixel Detectors for high-rate Experiments with Hadrons (HL-LHC) projects [05H18VKRD1]
  4. STFC [ST/L002361/1, ST/S000879/1] Funding Source: UKRI
  5. UKRI [MR/S016449/1] Funding Source: UKRI
  6. Science and Technology Facilities Council [ST/L002361/1, ST/S000879/1] Funding Source: researchfish

Ask authors/readers for more resources

ATLASPIX3 is a high voltage CMOS pixel sensor that can be used for particle tracking experiments and has the ability for multi-chip module construction. This sensor is implemented in a standard 180 nm process, with each pixel containing a large charge collecting electrode.
High voltage CMOS pixel sensors will be or are proposed to be used in several particle physics experiments for particle tracking like Mu3e experiment. ATLASPIX3 is the first full reticle size monolithic HVCMOS sensor for construction of multi-chip modules. The specifications for the use case have been taken from ATLAS pixel upgrade in fifth layer where it was a candidate for. The size of the chip is 2.0 x 2.1 cm(2) with periphery at one side which makes the chip 3-side buttable. ATLASPIX3 has been implemented in a standard 180 nm HVCMOS process. Each pixel has an area of 150 x 50 mu m(2) and contains a large charge collecting electrode implemented as deep n-well. The depleted volume around the n-well is enlarged by a high voltage bias and the usage of higher resistivity substrate. The readout electronics supports both triggered and triggerless readout with zero-suppression. ATLASPIX3 could be used for the construction of CMOS modules for particle tracking in experiments where high time resolution, high radiation tolerance, low power and low material budget are required. In the design phase, special attention has been paid to decreasing timing differences between pixels and the rate capability of the readout.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available