Related references
Note: Only part of the references are listed.SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars
Lei Deng et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)
Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation
Lei Deng et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques
Quintin Fettes et al.
IEEE TRANSACTIONS ON COMPUTERS (2019)
Energy efficient heuristic application mapping for 2-D mesh-based network-on-chip
Pradeep Kumar Sharma et al.
MICROPROCESSORS AND MICROSYSTEMS (2019)
A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips
Matthew Kay Fei Lee et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2019)
A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm
Brian Zimmer et al.
2019 SYMPOSIUM ON VLSI CIRCUITS (2019)
IntelliNoC: A Holistic Design Framework for Energy-Efficient and Reliable On-Chip Communication for Manycores
Ke Wang et al.
PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19) (2019)
Generative and Multi-phase Learning for Computer Systems Optimization
Yi Ding et al.
PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19) (2019)
Applying Deep Learning to the Cache Replacement Problem
Zhan Shi et al.
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)
Design Space Exploration of Memory Controller Placement in Throughput Processors with Deep Learning
Ting-Ru Lin et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2019)
Optimizing Network Traffic for Spiking Neural Network Simulations on Densely Interconnected Many-Core Neuromorphic Platforms
Gianvito Urgese et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2018)
Loihi: A Neuromorphic Manycore Processor with On-Chip Learning
Mike Davies et al.
IEEE MICRO (2018)
DNPU: An 8.1TOPS/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks
Dongjoo Shin et al.
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2017)
Maximizing Cache Performance Under Uncertainty
Nathan Beckmann et al.
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2017)
In-Datacenter Performance Analysis of a Tensor Processing Unit
Norman P. Jouppi et al.
44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017) (2017)
Hardware-Based Malware Detection Using Low-Level Architectural Features
Meltem Ozsoy et al.
IEEE TRANSACTIONS ON COMPUTERS (2016)
Convolutional networks for fast, energy-efficient neuromorphic computing
Steven K. Esser et al.
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA (2016)
True North: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
Filipp Akopyan et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2015)
ShiDianNao: Shifting Vision Processing Closer to the Sensor
Zidong Du et al.
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2015)
DaDianNao: A Machine-Learning Supercomputer
Yunji Chen et al.
2014 47TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO) (2014)
SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation
Eustace Painkras et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2013)
Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations
Snaider Carrillo et al.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2013)
Deep Neural Networks for Acoustic Modeling in Speech Recognition
Geoffrey Hinton et al.
IEEE SIGNAL PROCESSING MAGAZINE (2012)
A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization
T Beukema et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2005)
Energy- and performance-aware mapping for regular NoC architectures
JC Hu et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2005)
LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS
A Boni et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2001)
Share Paper
