Related references
Note: Only part of the references are listed.Device and Circuit-Level Assessment of GaSb/Si Heterojunction Vertical Tunnel-FET for Low-Power Applications
Manas Ranjan Tripathy et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Simulation Study and Comparative Analysis of Some TFET Structures with a Novel Partial-Ground-Plane (PGP) Based TFET on SELBOX Structure
Ashish Kumar Singh et al.
SILICON (2020)
III-V/Si staggered heterojunction based source-pocket engineered vertical TFETs for low power applications
Manas Ranjan Tripathy et al.
SUPERLATTICES AND MICROSTRUCTURES (2020)
Analytical drain current model of stacked oxide SiO2/HfO2 cylindrical gate tunnel FETs with oxide interface charge
P. K. Singh et al.
INDIAN JOURNAL OF PHYSICS (2020)
Two-dimensional analytical modeling for electrical characteristics of Ge/Si SOI-tunnel FinFETs
S. Chander et al.
SUPERLATTICES AND MICROSTRUCTURES (2019)
An electrostatic analytical modeling of high-k stacked gate-all-around heterojunction tunnel FETs considering the depletion regions
Chennoji Usha et al.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2019)
A new 2 D mathematical modeling of surrounding gate triple material tunnel FET using halo engineering for enhanced drain current
P. Vanitha et al.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2019)
Simulation study of hetero dielectric tri material gate tunnel FET based common source amplifier circuit
Umesh Dutta et al.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2019)
2-D Analytical Drain Current Model of Double-Gate Heterojunction TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure
Sanjay Kumar et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2018)
Impact of source-pocket engineering on device performance of dielectric modulated tunnel FET
Gyan Darshan Das et al.
SUPERLATTICES AND MICROSTRUCTURES (2018)
Potential and Drain Current Modeling of Gate-All-Around Tunnel FETs Considering the Junctions Depletion Regions and the Channel Mobile Charge Carriers
Hamid Reza Tajik Khaveh et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)
A Compact 2-D Analytical Model for Electrical Characteristics of Double-Gate Tunnel Field-Effect Transistors With a SiO2/High-k Stacked Gate-Oxide Structure
Sanjay Kumar et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)
A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET)
S. Dash et al.
SUPERLATTICES AND MICROSTRUCTURES (2015)
In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor
Dawit Burusie Abdi et al.
IEEE ELECTRON DEVICE LETTERS (2014)
SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports
Lining Zhang et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2014)
A 2-D Analytical Model for Double-Gate Tunnel FETs
Mahdi Gholizadeh et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2014)
Pseudo-Two-Dimensional Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions
Marie Garcia Bardon et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2010)
Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor
Anne S. Verhulst et al.
JOURNAL OF APPLIED PHYSICS (2010)
Demonstration of Tunneling FETs Based on Highly Scalable Vertical Silicon Nanowires
Z. X. Chen et al.
IEEE ELECTRON DEVICE LETTERS (2009)
Impact of Strain on Drain Current and Threshold Voltage of Nanoscale Double Gate Tunnel Field Effect Transistor: Theoretical Investigation and Analysis
Sneh Saurabh et al.
JAPANESE JOURNAL OF APPLIED PHYSICS (2009)
A new definition of threshold voltage in Tunnel FETs
Kathy Boucart et al.
SOLID-STATE ELECTRONICS (2008)
Double-gate tunnel FET with high-κ gate dielectric
Kathy Boucart et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
A new analytical threshold voltage model for symmetrical double-gate MOSFETs with high-k gate dielectrics
T. K. Chiang et al.
SOLID-STATE ELECTRONICS (2007)
Modeling the fringing electric field effect on the threshold voltage of FD SOI nMOS devices with the LDD/sidewall oxide spacer structure
SC Lin et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2003)
Share Paper
