Journal
IEEE TRANSACTIONS ON POWER ELECTRONICS
Volume 35, Issue 6, Pages 5753-5769Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TPEL.2019.2954743
Keywords
AC-DC power conversion; current control; HVdc converters; power system protection; short-circuit currents
Categories
Funding
- European Union [691714]
- Research Foundation -Flanders [V415718N]
- Engineering and Physical Sciences Research Council, U.K. [EP/L015471/1, EP/N030028/1]
- EPSRC [EP/N030028/1] Funding Source: UKRI
Ask authors/readers for more resources
Fault current characteristics in dc systems depend largely on the response, and hence also the topology, of the ac-dc converters. The presently used ac-dc converter topologies may be categorized into those with controlled or uncontrolled fault-blocking capability and those lacking such capability. For topologies of the former category, generic models of the dc-side fault response have not yet been developed, and a characterization of the influence of control and sensor delays is a notable omission. Therefore, to support accurate and comprehensive dc system protection studies, this article presents three reduced converter models and analyzes the impact of key parameters on the dc-side fault response. The models retain an accurate representation of the dc-side current control, but differ in the representation of the ac-side and internal current control dynamics, and arm voltage limits. The models have been verified against a detailed (full-switching) simulation model for the cases of a full-bridge and a hybrid modular multilevel converter and validated against experimental data from a laboratory-scale prototype. The models behave similarly in the absence of arm voltage limits, but only the most detailed of the three retains a high degree of accuracy when these limits are reached.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available