Journal
NATURE
Volume 579, Issue 7798, Pages 214-+Publisher
NATURE RESEARCH
DOI: 10.1038/s41586-020-2061-y
Keywords
-
Categories
Funding
- Swiss National Science Foundation [200020-172775, 200021-172517]
- European Union's Horizon 2020 research and innovation programme through Marie Skodowska-Curie grant [794207]
- Chinese Scholarship Council
- German Bundesministerium fur Bildung und Forschung [05KS4WE1/6, 05KS7WE1]
Ask authors/readers for more resources
Spin-based logic architectures provide nonvolatile data retention, near-zero leakage, and scalability, extending the technology roadmap beyond complementary metal-oxide-semiconductor logic(1-13). Architectures based on magnetic domain walls take advantage of the fast motion, high density, non-volatility and flexible design of domain walls to process and store information(1,3,14-16). Such schemes, however, rely on domain-wall manipulation and clocking using an external magnetic field, which limits their implementation in dense, large-scale chips. Here we demonstrate a method for performing all-electric logic operations and cascading using domain-wall racetracks. We exploit the chiral coupling between neighbouring magnetic domains induced by the interfacial Dzyaloshinskii-Moriya interaction(17-20), which promotes non-collinear spin alignment, to realize a domain-wall inverter, the essential basic building block in all implementations of Boolean logic. We then fabricate reconfigurable NAND and NOR logic gates, and perform operations with current-induced domain-wall motion. Finally, we cascade several NAND gates to build XOR and full adder gates, demonstrating electrical control of magnetic data and device interconnection in logic circuits. Our work provides a viable platform for scalable all-electric magnetic logic, paving the way for memory-in-logic applications.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available