Related references
Note: Only part of the references are listed.Arithmetic Algorithms for Extended Precision Using Floating-Point Expansions
Mioara Joldes et al.
IEEE TRANSACTIONS ON COMPUTERS (2016)
Power Efficient Division and Square Root Unit
Wei Liu et al.
IEEE TRANSACTIONS ON COMPUTERS (2012)
FPGA-Implementation of Parallel and Sequential Architectures for Adaptive Noise Cancelation
Mohammed Bahoura et al.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2011)
Removing harmonic power line interference from biopotential signals in low cost acquisition systems
Marcio H. Costa et al.
COMPUTERS IN BIOLOGY AND MEDICINE (2009)
FPGA-based implementation of an adaptive canceller for 50/60-Hz interference in electrocardiography
Rafael Ramos et al.
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT (2007)
A decimal floating-point divider using newton-raphson iteration
Liang-Kai Wang et al.
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY (2007)
Share Paper
