Journal
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS
Volume 23, Issue 1-2, Pages 57-77Publisher
SPRINGER
DOI: 10.1007/s10617-019-09220-7
Keywords
Hardware; software co-design; Hardware; software partitioning; Partition model; Solution algorithm; Algorithm parallelization
Funding
- National Natural Science Foundation of China [61472289]
- National Key Research and Development Project [2016YFC0106305]
Ask authors/readers for more resources
In electronic design automation, hardware/software co-design significantly reduces the time-to-market and improves the performance of embedded systems. With the increasing scale of applications and complexity of hardware architecture of embedded systems, hardware/software co-design is still a research hotspot. As hardware/software co-design is a wide topic, this paper focuses on major developments of three important aspects related to hardware/software partitioning, which has great effects on the performance of embedded systems. Firstly, various partitioning models including hardware architectures and abstract models are surveyed. Secondly, classical and new algorithms for hardware/software partitioning are classified and analyzed. Thirdly, existing parallel algorithms for hardware/software co-design are discussed in details. Finally, possible research directions are pointed out in conclusion.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available