4.2 Article

Memristor based unbalanced ternary logic gates

Journal

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Volume 87, Issue 3, Pages 399-406

Publisher

SPRINGER
DOI: 10.1007/s10470-016-0733-1

Keywords

Memristor; MRL; NTI; PTI; STI; Ternary logic gates

Ask authors/readers for more resources

This paper introduces a novel design of basic ternary logic gates using memristor, which is a set of AND, OR, inverters, NOR, and NAND gates. The ternary logic is a promising alternative to the conventional binary logic design technique. The resistive-load MOSFET-based ternary logic gates have already been proposed. The proposed memristor-based circuit replaces the large resistors by employing active load memristor in the ternary logic gates. The proposed ternary logic circuits are shown to have great significant advantages relative to other known binary circuits and ternary circuits like low power dissipation, chip area, component count, dense fabrication and cost. The paper concludes with an implementation of the ternary logic gates using SPICE simulations.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.2
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available