4.2 Article

A capacitorless low-dropout regulator with enhanced slew rate and 4.5-quiescent current

Journal

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Volume 90, Issue 1, Pages 227-235

Publisher

SPRINGER
DOI: 10.1007/s10470-016-0869-z

Keywords

Voltage regulator; Low-dropout regulator; High slew rate

Funding

  1. R&D program of MOTIE/KEIT [10063683]
  2. National Research Foundation of Korea (NRF) - Korea government (MSIP) [2016R1A2B2011248]
  3. National Research Foundation of Korea [2016R1A2B2011248] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)

Ask authors/readers for more resources

In this paper, an output-capacitorless, low-dropout (LDO) voltage regulator with excellent load regulation and fast recovery time was designed using two amplifiers, which provided high gain, high bandwidth (HBW), and high slew rate (HSR). In addition, a one-shot current boosting (OSCB) circuit was added for current control to charge and discharge the parasitic capacitance at the power transistor gate during the load-current transition to improve the response time. The experimental results show that the proposed LDO regulator consumes a quiescent current of only 4.5 and can deliver a maximum load current of 200 mA, while regulating the output voltage at with a 1.2 V power supply. We experimentally verified that for a current transition from 0.1 to 200 mA, the undershoot and overshoot voltages were 260 and , with recovery times of only 0.8 and 0.85 , respectively.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.2
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available