Journal
ADVANCED MATERIALS
Volume 28, Issue 21, Pages 4120-4125Publisher
WILEY-V C H VERLAG GMBH
DOI: 10.1002/adma.201506173
Keywords
-
Categories
Funding
- ONR [N00014-15-1-2368]
Ask authors/readers for more resources
Scalable fabrication of vertical-tunneling transistors is presented based on heterostructures formed between graphene, highly doped silicon, and its native oxide. Benefiting from the large density of states of highly doped silicon, the tunneling transistors can deliver a current density over 20 A cm(-2). This study demonstrates that the interfacial native oxide plays a crucial role in governing the carrier transport in graphene-silicon heterostructures.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available