Journal
ACM SIGPLAN NOTICES
Volume 51, Issue 4, Pages 217-232Publisher
ASSOC COMPUTING MACHINERY
DOI: 10.1145/2954679.2872414
Keywords
-
Categories
Funding
- NSF [CCF-1217553, CCF-1453112, CCF-1438980]
- AFOSR [FA9550-14-1-0148]
- DARPA [N66001-14-1-4040, HR0011-13-2-0005]
- Division of Computing and Communication Foundations
- Direct For Computer & Info Scie & Enginr [1453112] Funding Source: National Science Foundation
Ask authors/readers for more resources
Industry is building larger, more complex, manycore processors on the back of strong institutional knowledge, but academic projects face difficulties in replicating that scale. To alleviate these difficulties and to develop and share knowledge, the community needs open architecture frameworks for simulation, synthesis, and software exploration which support extensibility, scalability, and configurability, alongside an established base of verification tools and supported software. In this paper we present OpenPiton, an open source framework for building scalable architecture research prototypes from 1 core to 500 million cores. OpenPiton is the world's first open source, general-purpose, multithreaded manycore processor and framework. OpenPiton leverages the industry hardened OpenSPARC T1 core with modifications and builds upon it with a scratch-built, scalable uncore creating a flexible, modern manycore design. In addition, OpenPiton provides synthesis and backend scripts for ASIC and FPGA to enable other researchers to bring their designs to implementation. OpenPiton provides a complete verification infrastructure of over 8000 tests, is supported by mature software tools, runs full-stack multiuser Debian Linux, and is written in industry standard Verilog. Multiple implementations of OpenPiton have been created including a taped-out 25-core implementation in IBM's 32nm process and multiple Xilinx FPGA prototypes.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available