4.2 Article

Cache-aware Roofline model: Upgrading the loft

Journal

IEEE COMPUTER ARCHITECTURE LETTERS
Volume 13, Issue 1, Pages 21-24

Publisher

IEEE COMPUTER SOC
DOI: 10.1109/L-CA.2013.6

Keywords

Multicore computer architectures; Performance modeling; Application optimization

Funding

  1. national funds through FCT (Fundacao para a Ciencia e a Tecnologia) [PTDC/EEI-ELC/3152/2012, PEst-OE/EEI/LA0021/2011, PTDC/EEA-ELC/117329/2010]
  2. FCT [SFRH/BPD/87734/2012]
  3. Fundação para a Ciência e a Tecnologia [PTDC/EEA-ELC/117329/2010, SFRH/BPD/87734/2012, PTDC/EEI-ELC/3152/2012] Funding Source: FCT

Ask authors/readers for more resources

The Roofline model graphically represents the attainable upper bound performance of a computer architecture. This paper analyzes the original Roofline model and proposes a novel approach to provide a more insightful performance modeling of modern architectures by introducing cache-awareness, thus significantly improving the guidelines for application optimization. The proposed model was experimentally verified for different architectures by taking advantage of built-in hardware counters with a curve fitness above 90%.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.2
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available