Journal
STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION
Volume 48, Issue 3, Pages 473-485Publisher
SPRINGER
DOI: 10.1007/s00158-013-0920-y
Keywords
Topology optimization; Graphics processing units; Finite element method; FEM; GPU; CUDA
Categories
Funding
- National Science Foundation (NSF) [1321661]
- Donald B. and Elizabeth M. Willett endowment at the University of Illinois at Urbana-Champaign (UIUC)
- Div Of Civil, Mechanical, & Manufact Inn
- Directorate For Engineering [1321661] Funding Source: National Science Foundation
Ask authors/readers for more resources
The present work investigates the feasibility of finite element methods and topology optimization for unstructured meshes in massively parallel computer architectures, more specifically on Graphics Processing Units or GPUs. Challenges in the parallel implementation, like the parallel assembly race condition, are discussed and solved with simple algorithms, in this case greedy graph coloring. The parallel implementation for every step involved in the topology optimization process is benchmarked and compared against an equivalent sequential implementation. The ultimate goal of this work is to speed up the topology optimization process by means of parallel computing using off-the-shelf hardware. Examples are compared with both a standard sequential version of the implementation and a massively parallel version to better illustrate the advantages and disadvantages of this approach.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available