4.3 Article Proceedings Paper

Subthreshold behavior of junctionless silicon nanowire transistors from atomic scale simulations

Journal

SOLID-STATE ELECTRONICS
Volume 71, Issue -, Pages 58-62

Publisher

PERGAMON-ELSEVIER SCIENCE LTD
DOI: 10.1016/j.sse.2011.10.021

Keywords

Ab initio calculations; Electronic transport; Elemental semiconductors; Nanowire; NEGF; Silicon; Transistors

Ask authors/readers for more resources

Previously, we reported current-voltage characteristics of silicon nanowire junctionless transistors with a 3 nm gate length and a 1 nm wire diameter as calculated within a Density Functional Theory (DFT) framework. Our results reveal that a 3 nm gate length can provide good electrostatic control over the channel. In this work, sensitivity to dopant position within the nanowire cross section on the band structure is explored. Our calculation of the current-voltage characteristics is extended here by considering the role of charge self-consistency on the charge carrier transport, and in particular the subthreshold slope in these nanowire transistors is examined. Even at such small length scales, the self-consistent calculations indicate that subthreshold slopes of 74 and 80 mV/clec can be obtained for p-channel and n-channel devices, respectively. (C) 2011 Elsevier Ltd. All rights reserved.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.3
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available