Related references
Note: Only part of the references are listed.Impacts of Nanocrystal Location on the Operation of Trap-Layer-Engineered Poly-Si Nanowired Gate-All-Around SONOS Memory Devices
Cheng-Wei Luo et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2011)
High Performance Ring Oscillators from 10-nm Wide Silicon Nanowire Field-Effect Transistors
Ruo-Gu Huang et al.
NANO RESEARCH (2011)
Device characteristics of HfON charge-trap layer nonvolatile memory
Tackhwi Lee et al.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2010)
Tunable Memory Characteristics of Nanostructured, Nonvolatile Charge Trap Memory Devices Based on a Binary Mixture of Metal Nanoparticles as a Charge Trapping Layer
Jang-Sik Lee et al.
ADVANCED MATERIALS (2009)
Poly-Si Thin-Film Transistor Nonvolatile Memory Using Ge Nanocrystals as a Charge Trapping Layer Deposited by the Low-Pressure Chemical Vapor Deposition
Po-Yi Kuo et al.
IEEE ELECTRON DEVICE LETTERS (2009)
Designed Workfunction Engineering of Double-Stacked Metal Nanocrystals for Nonvolatile Memory Application
Seong-Wan Ryu et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2009)
Electrical Characteristics of Hybrid Nanoparticle-Nanowire Devices
Dong-Young Jeong et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2009)
The crossover from two dimensions to one dimension in granular electronic materials
Ke Xu et al.
NATURE NANOTECHNOLOGY (2009)
Metal Nanocrystal Memory With Pt Single- and Dual-Layer NC With Low-Leakage Al2O3 Blocking Dielectric
Pawan K. Singh et al.
IEEE ELECTRON DEVICE LETTERS (2008)
Metrology for the Electrical Characterization of Semiconductor Nanowires
Curt A. Richter et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)
Layer-by-layer assembled charge-trap memory devices with adjustable electronic properties
Jang-Sik Lee et al.
NATURE NANOTECHNOLOGY (2007)
Program/erase injection current characteristics of a low-voltage low-power NROM using high-K materials as the tunnel dielectric
YM Cai et al.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY (2006)
Surface charge density of unpassivated and passivated metal-catalyzed silicon nanowires
KI Seo et al.
ELECTROCHEMICAL AND SOLID STATE LETTERS (2006)
Integration of colloidal nanocrystals into lithographically patterned devices
Y Cui et al.
NANO LETTERS (2004)
Theoretical and experimental investigation of Si nanocrystal memory device with HfO2 high-k tunneling dielectric
JJ Lee et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2003)
Template-assisted self-assembly of spherical colloids into complex and controllable structures
YN Xia et al.
ADVANCED FUNCTIONAL MATERIALS (2003)
Metal nanocrystal memories - Part I: Device design and fabrication
ZT Liu et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2002)
Impact of floating gate dry etching on erase characteristics in NOR flash memory
WH Lee et al.
IEEE ELECTRON DEVICE LETTERS (2002)
On the go with SONOS
MH White et al.
IEEE CIRCUITS & DEVICES (2000)
Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures
YL Yang et al.
SOLID-STATE ELECTRONICS (2000)
Share Paper
