Related references
Note: Only part of the references are listed.Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme
Fang Tang et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2013)
A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters
Kazuya Kitamura et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2012)
A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel Delta Sigma ADC Architecture
Youngcheol Chae et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs
Seunghyun Lim et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2009)
Multiple-ramp column-parallel ADC architectures for CMOS image sensors
Martijn E. Snoeij et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2007)
High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers
D. Lee et al.
ELECTRONICS LETTERS (2007)
Share Paper
