Journal
PROCEEDINGS OF THE IEEE
Volume 101, Issue 12, Pages 2498-2533Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JPROC.2013.2252317
Keywords
Adder; beyond complementary metal-oxide-semiconductor (beyond-CMOS); computational throughput; electronics; integrated circuits; logic; power dissipation; spintronics
Categories
Ask authors/readers for more resources
Multiple logic devices are presently under study within the Nanoelectronic Research Initiative (NRI) to carry the development of integrated circuits beyond the complementary metal-oxide-semiconductor (CMOS) roadmap. Structure and operational principles of these devices are described. Theories used for benchmarking these devices are overviewed, and a general methodology is described for consistent estimates of the circuit area, switching time, and energy. The results of the comparison of the NRI logic devices using these benchmarks are presented.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available