Journal
NATURAL COMPUTING
Volume 14, Issue 3, Pages 485-490Publisher
SPRINGER
DOI: 10.1007/s11047-014-9438-5
Keywords
Zero forcing; Logic circuits; Adiabatic quantum computation
Categories
Funding
- EPSRC [EP/F043678/1]
- FIRB-IDEAS project [RBID08B3FM]
- Royal Society
- EPSRC [EP/F043678/1] Funding Source: UKRI
Ask authors/readers for more resources
We design logic circuits based on the notion of zero forcing on graphs; each gate of the circuits is a gadget in which zero forcing is performed. We show that such circuits can evaluate every monotone Boolean function. By using two vertices to encode each logical bit, we obtain universal computation. We also highlight a phenomenon of back forcing as a property of each function. Such a phenomenon occurs in a circuit when the input of gates which have been already used at a given time step is further modified by a computation actually performed at a later stage. Finally, we show that zero forcing can be also used to implement reversible computation. The model introduced here provides a potentially new tool in the analysis of Boolean functions, with particular attention to monotonicity. Moreover, in the light of applications of zero forcing in quantum mechanics, the link with Boolean functions may suggest a new directions in quantum control theory and in the study of engineered quantum spin systems. It is an open technical problem to verify whether there is a link between zero forcing and computation with contact circuits.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available