Journal
NANOTECHNOLOGY
Volume 24, Issue 38, Pages -Publisher
IOP PUBLISHING LTD
DOI: 10.1088/0957-4484/24/38/384011
Keywords
-
Funding
- Defense Advanced Research Projects Agency (DARPA) SyNAPSE grant [HRL0011-09-C-001]
Ask authors/readers for more resources
The design and simulation of a scalable neural chip with synaptic electronics using nanoscale memristors fully integrated with complementary metal-oxide-semiconductor (CMOS) is presented. The circuit consists of integrate-and-fire neurons and synapses with spike-timing dependent plasticity (STDP). The synaptic conductance values can be stored in memristors with eight levels, and the topology of connections between neurons is reconfigurable. The circuit has been designed using a 90 nm CMOS process with via connections to on-chip post-processed memristor arrays. The design has about 16 million CMOS transistors and 73 728 integrated memristors. We provide circuit level simulations of the entire chip performing neuronal and synaptic computations that result in biologically realistic functional behavior.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available