4.8 Article

Tunable Catalytic Alloying Eliminates Stacking Faults in Compound Semiconductor Nanowires

Journal

NANO LETTERS
Volume 12, Issue 2, Pages 855-860

Publisher

AMER CHEMICAL SOC
DOI: 10.1021/nl203900q

Keywords

Twin defects; stacking faults; II-IV semiconductor; band-gap modulation

Funding

  1. Basic Science Research Program [2010-0017853, 2010-0001873]
  2. Priority Research Centers Program [2010-0029711]
  3. Nano Original & Fundamental Technology RD Program [2010-0019195]
  4. MEST-AFOSR NBIT [K20716000006-07A0400-00610]
  5. WCU through NRF [R31-2008-000-10059-0]
  6. MEST

Ask authors/readers for more resources

Planar defects in compound (III-V and II-VI) semiconductor nanowires (NWs), such as twin and stacking faults, are universally formed during the catalytic NW growth, and they detrimentally act as static disorders against coherent electron transport and light emissions. Here we report a simple synthetic route for planar-defect free II-VI NWs by tunable alloying, i.e. Cd1-xZnxTe NWs (0 <= x <= 1). It is discovered that the eutectic alloying of Cd and Zn in Au catalysts immediately alleviates interfacial instability during the catalytic growth by the surface energy minimization and forms homogeneous zinc blende crystals as opposed to unwanted zinc blende/wurtzite mixtures. As a direct consequence of the tunable alloying, we demonstrated that intrinsic energy band gap modulation in Cd1-xZnxTe NWs can exploit the tunable spectral and temporal responses in light detection and emission in the full visible range.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available