Journal
MICROELECTRONIC ENGINEERING
Volume 87, Issue 11, Pages 2423-2428Publisher
ELSEVIER
DOI: 10.1016/j.mee.2010.04.018
Keywords
Ge MOS devices; Thermal SiON; Gate dielectric; Interface trap density; Conduction mechanism
Categories
Funding
- National Science Council of Taiwan [NSC 95-2221-E-007-252-MY2]
Ask authors/readers for more resources
Metal-oxide-semiconductor (MOS) devices, using a Si substrate and a thermal SiON film as the gate dielectric on a Ge layer, have been physically and electrically characterized. The small frequency dispersion and negligible hysteresis demonstrate very few oxide traps. The efficiency of Ge surface passivation is evidenced by the acceptable interface trap density of 7.08 x 10(11) cm(-2) eV(-1) close to midgap, which is critical for the enhancement of the carrier mobility in MOSFET devices. On the other hand, for the thermal SiON film, a higher permittivity of 4.86 can be achieved by NH3 nitridation and a subsequent N2O treatment of an as-grown SiO2 film without compromising its leakage current. The conduction mechanism is confirmed to be Fowler-Nordheim (F-N) tunneling with extracted electron barrier height of 2.71 eV. Combining with these promising properties, the SiON film shows a great potential to further boost the performance of Ge MOSFETs. Most importantly, without using a Ge substrate, the SiON film on a Ge layer can be formed by the process fully compatible with incumbent ultra-large-scale integration (ULSI) technology, and hence, providing an economic way of fabricating high-performance Ge MOSFETs. (C) 2010 Elsevier B.V. All rights reserved.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available