Related references
Note: Only part of the references are listed.CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Sheng Lin et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2011)
Nonvolatile multiple-valued memory device using lateral spin valve
T. Kimura et al.
APPLIED PHYSICS LETTERS (2010)
Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection
Sheng Lin et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2010)
Efficient Carbon Nanotube Galois Field Circuit Design
Peiman Keshavarziana et al.
IEICE ELECTRONICS EXPRESS (2009)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
Carbon-nanotube-based voltage-mode multiple-valued logic design
A Raychowdhury et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2005)
Multiple-valued memory operation using a single-electron device: a proposal and an experimental demonstration of a ten-valued operation
H Sunamura et al.
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS (2002)
Multiple-valued static CMOS memory cell
U Çilingiroglu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2001)
Share Paper
