Related references
Note: Only part of the references are listed.Texture and Grain Size Investigation in the Copper Plated Through-Silicon via for Three-Dimensional Chip Stacking Using Electron Backscattering Diffraction
Hiroyuki Kadota et al.
ELECTROCHEMICAL AND SOLID STATE LETTERS (2011)
High-Speed Through Silicon Via(TSV) Filling Using Diallylamine Additive
Taro Hayashi et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2011)
High Speed Through Silicon Via Filling by Copper Electrodeposition
Kazuo Kondo et al.
ELECTROCHEMICAL AND SOLID STATE LETTERS (2010)
Copper Deep Via Filling with Selective Accelerator Deactivation by a Reverse Pulse
Masanori Hayase et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2010)
Correlation between Cu (I)-complexes and filling of via cross sections by copper electrodeposition
Kazuo Kondo et al.
JOURNAL OF APPLIED ELECTROCHEMISTRY (2009)
Analytical study of the characteristics of Cu(I) species for the via-filling electroplating using a RRDE
Toshikazu Okubo et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2007)
Impact of pulse parameters on current distribution in high aspect ratio vias and through-holes
JM Lee et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2005)
High-aspect-ratio copper-via-filling for three-dimensional chip stacking - II. Reduced electrodeposition process time
K Kondo et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2005)
Role of additives for copper damascene electrodeposition experimental study on inhibition and acceleration effects
K Kondo et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2004)
Low- and high-frequency pulse current and pulse reverse plating of copper
N Tantavichet et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2003)
High-aspect-ratio copper via filling used for three-dimensional chip stacking
JJ Sun et al.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2003)
Share Paper
