4.6 Article

All-copper chip-to-substrate interconnects - Part II. Modeling and design

Related references

Note: Only part of the references are listed.
Article Electrochemistry

Aspect-ratio-dependent copper electrodeposition technique for very high aspect-ratio through-hole plating

P Dixit et al.

JOURNAL OF THE ELECTROCHEMICAL SOCIETY (2006)

Article Computer Science, Hardware & Architecture

Effects of on-chip inductance on power distribution grid

A Muramatsu et al.

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES (2005)

Article Engineering, Electrical & Electronic

Chip-packaging interaction:: a critical concern for Cu/low k packaging

GT Wang et al.

MICROELECTRONICS RELIABILITY (2005)

Article Polymer Science

Photosensitive polynorbornene based dielectric. I. Structure-property relationships

YQ Bai et al.

JOURNAL OF APPLIED POLYMER SCIENCE (2004)

Article Engineering, Manufacturing

Modeling, analysis and design of resonant free power distribution network for modern microprocessor systems

OP Mandhana

IEEE TRANSACTIONS ON ADVANCED PACKAGING (2004)

Article Engineering, Manufacturing

FEM modeling of temperature distribution of a flip-chip no-flow underfill package during solder reflow process

ZQ Zhang et al.

IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING (2004)

Article Engineering, Electrical & Electronic

System-level modeling and simulation of the 10G optoelectronic interconnect

M Kahrs et al.

JOURNAL OF LIGHTWAVE TECHNOLOGY (2003)

Article Engineering, Electrical & Electronic

Thermomechanical response and stress analysis of copper interconnects

ES Ege et al.

JOURNAL OF ELECTRONIC MATERIALS (2003)

Article Engineering, Electrical & Electronic

Influence of processing conditions on the thermal and mechanical properties of SU8 negative photoresist coatings

R Feng et al.

JOURNAL OF MICROMECHANICS AND MICROENGINEERING (2003)