Journal
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH
Volume 50, Issue 8, Pages 2118-2132Publisher
TAYLOR & FRANCIS LTD
DOI: 10.1080/00207543.2011.575090
Keywords
batch scheduling; disjunctive graph; heuristics; semiconductor manufacture; simulated annealing
Categories
Funding
- 'Ministere de l'Economie, de l'Industrie et de l'Emploi' (French Ministry of Economy, Industry and Employment)
Ask authors/readers for more resources
This paper proposes an efficient heuristic algorithm for solving a complex batching and scheduling problem in a diffusion area of a semiconductor plant. Diffusion is frequently the bottleneck in the plant and also one of the most complex areas in terms of number of machines, constraints to satisfy and the large number of lots to manage. The purpose of this study is to investigate an approach to group lots in batches and to schedule these batches on machines. The problem is modelled and solved using a disjunctive graph representation. A constructive algorithm is proposed and improvement procedures based on iterative sampling and Simulated Annealing are developed. Computational experiments, carried out on actual industrial problem instances, show the ability of the iterative sampling algorithms to significantly improve the initial solution, and that Simulated Annealing enhances the results. Furthermore, our algorithm compares favourably to an algorithm reported in the literature for a simplified version of our problem. The constructive algorithm has been embedded in software and is currently being used in a semiconductor plant.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available