4.0 Article

Atomic-scale silicon device fabrication

Journal

INTERNATIONAL JOURNAL OF NANOTECHNOLOGY
Volume 5, Issue 2-3, Pages 352-369

Publisher

INDERSCIENCE ENTERPRISES LTD
DOI: 10.1504/IJNT.2008.016923

Keywords

STM; MBE; silicon; delta-doping; lithography; atomic electronics

Ask authors/readers for more resources

The driving force behind the microelectronics industry is the ability to pack ever more features onto a silicon chip, by continually miniaturising the individual components. However, after 2015 there is no known technological route to reduce device sizes below 10 nm. In this paper we demonstrate a complete fabrication strategy towards atomic-scale device fabrication in silicon using phosphorus as a dopant in combination with scanning probe lithography and high purity crystal growth. Using this process we have fabricated conducting nanoscale wires with widths down to similar to 8 nm, and arrays of P-doped dots in silicon. We will present an overview of devices that have been made with this technology and highlight some of the detailed atomic level understanding of the doping process developed towards atomically precise devices.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.0
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available