Related references
Note: Only part of the references are listed.A 12-bit 20 MS/s 56.3 mW Pipelined ADC With Interpolation-Based Nonlinear Calibration
Jie Yuan et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2012)
10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter
Moo-Young Kim et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2011)
A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS
Hans Van de Vel et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
A 10-Bit 500-MS/s 55-mW CMOS ADC
Ashutosh Verma et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA
Haoyue Wang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
A 12-Bit 200-MHz CMOS ADC
Bibhu Datta Sahoo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction
Andrea Panigada et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
Digital domain measurement and cancellation of residue amplifier nonlinearity in pipelined ADCs
Boris Murmann et al.
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT (2007)
Digital background correction of harmonic distortion in pipelined ADCs
Andrea Panigada et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2006)
A fully digital fast convergence algorithm for nonlinearity correction in multistage ADC
Roberto G. Massolini et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2006)
A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration
CR Grace et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2005)
Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier
DY Chang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2004)
Background calibration techniques for multistage pipelined ADCs with digital redundancy
JP Li et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING (2003)
Share Paper
