Journal
IEEE TRANSACTIONS ON POWER ELECTRONICS
Volume 28, Issue 9, Pages 4327-4334Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TPEL.2012.2230339
Keywords
Capacitive; DC-DC converter; fully integrated; intrinsic charge recycling (ICR); power converter; switched capacitor
Categories
Ask authors/readers for more resources
A fully integrated high power density capacitive 2: 1 step-down DC-DC converter is designed in a standard CMOS technology. The converter implements the presented flying well technique and intrinsic charge recycling technique to deliver a maximum output power of 1.65 W on a chip area of 2.14 mm(2), resulting in a power conversion density of 0.77 W/mm(2). A peak power conversion efficiency of 69% is achieved, leading to an efficiency enhancement factor of +36% with respect to a linear regulator. This is for a voltage step-down conversion from twice the nominal supply voltage of a 90 nm technology (2V(dd) = 2.4 V) to 1 V.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available