Journal
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS
Volume 9, Issue 2, Pages 772-780Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TII.2012.2209666
Keywords
All digital phase-locked-loop (ADPLL); digital system modeling; phase detection
Categories
Funding
- National Natural Science Foundation of China [61104046]
- Tsinghua University Initiative Scientific Research Program
- Power Electronics Science and Education Development Program of Delta Environmental & Educational Foundation
Ask authors/readers for more resources
In this paper, a novel all digital phase-locked-loop (ADPLL) is proposed for the phase detection of power grid voltage. The proposed ADPLL features wide track-in range and fast pull-in time, and it can be easily integrated into the digital controller with low cost. The nonlinear model of such digital system is derived from the operation principle of the ADPLL and the linearized model is then obtained to evaluate the steady and dynamic performance due to the nonlinear and discrete property. Compared with the conventional DPLL, the proposed ADPLL has almost no steady state phase error when the frequency of the input signal deviates from the center frequency. Moreover, the tracking speed is highly improved. In contrast with other ADPLLs, the proposed one employs the loop filter with proportional-Integral (PI) structure, which can help to eliminate the steady state error excited by high-order disturbances or noise. As a result, a low system clock or sampling frequency is enough to get a satisfactory performance, which is an attractive advantage for the low cost applications. Simulation and experimental results verify the analysis and the effectiveness of the ADPLL.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available