Journal
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Volume 66, Issue 3, Pages 2257-2268Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2018.2869358
Keywords
Balanced realization theory (BRT); Hankel singular value (HSV); modular multilevel converter (MMC); reduced-order small-signal model (SSM)
Categories
Funding
- National Key R&D Program of China [2018YFB0905800]
- National Natural Science Foundation of China [51507093]
Ask authors/readers for more resources
Generally, the small-signal model (SSM) of a modular multilevel converter (MMC) needs to consider the dynamics of equivalent arm capacitors, which inevitably increases the model order. In view of this, this paper proposes a general order-reducing approach based on balanced realization theory to reduce the SSM order of the MMC. In particular, two reduced-order models of an MMC-based HVdc grid are proposed with respect to different research objectives. To determine the potential minimum order of single MMC or MMC-HVdc grid, the criteria including singular values (SVs) of the frequency response, dynamic response in the time domain, and the largest absolute error of SVs are fully investigated. The simulation results of a four-terminal MMC-HVdc grid show that reduced-order models of the MMC and the HVdc grid can precisely predict both the stability and instability while the dynamic characteristics are retained.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available