Journal
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Volume 58, Issue 10, Pages 4708-4716Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2011.2112318
Keywords
Automatic design verification; electronic design automation for power electronics (PE); field-programmable gate array (FPGA)-based ultralow-latency (ULL) processor; hardware in the loop (HIL); real-time digital simulator for PE and motor drives
Ask authors/readers for more resources
This paper introduces a unified approach to the validation of power-electronics (PE) control hardware, firmware, and software designs. It is based on a scalable application-specific ultralow-latency (ULL) digital processor core. The proposed ULL processor core simulates PE converters and systems comprising multiple power converters with a fixed 1-mu s simulation time step and latency, regardless of the size of the system. Owing to its ULL, the proposed platform enables the fully automatic testing and validation of the complete PE design comprising component safe-operating-area validation, system protection, firmware, and software implementation as well as overall system performance optimization.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available