Related references
Note: Only part of the references are listed.High-Speed Hybrid Superconductor-to-Semiconductor Interface Circuit With Ultra-Low Power Consumption
Thomas Ortlepp et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2013)
Energy-Efficient Superconducting Computing-Power Budgets and Requirements
Scott Holmes et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2013)
New Delay-Time Measurements on a 64-kb Josephson-CMOS Hybrid Memory With a 600-ps Access Time
Kan Fujiwara et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2010)
Latency and power measurements on a 64-kb hybrid Josephson-CMOS memory
Q. Liu et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2007)
Characterization of 4 KCMOS devices and circuits for hybrid Josephson-CMOS systems
N Yoshikawa et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2005)
Simulation and measurements on a 64-kbit hybrid Josephson-CMOS memory
Q Liu et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2005)
Superconducting latching/SFQ hybrid RAM
S Nagasawa et al.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY (2001)
Share Paper
