4.6 Article Proceedings Paper

A Self-Authenticating Chip Architecture Using an Intrinsic Fingerprint of Embedded DRAM

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Field Tolerant Dynamic Intrinsic Chip ID Using 32 nm High-K/Metal Gate SOI Embedded DRAM

Sami Rosenblatt et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2013)

Article Engineering, Electrical & Electronic

POWER7 (TM), a Highly Parallel, Scalable Multi-Core High End Server Processor

Dieter F. Wendel et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)

Article Computer Science, Hardware & Architecture

Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers

Daniel E. Holcomb et al.

IEEE TRANSACTIONS ON COMPUTERS (2009)