4.6 Article Proceedings Paper

A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC

Journal

IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume 47, Issue 1, Pages 272-283

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2011.2164298

Keywords

CMOS image sensor (CIS); column-parallel folding integration/cyclic ADC; high resolution and high dynamic range (DR); low noise; multiple sampling technique

Funding

  1. Ministry of Education, Culture, Sports, Science and Technology
  2. Knowledge Cluster Initiative
  3. Grants-in-Aid for Scientific Research [22246049] Funding Source: KAKEN

Ask authors/readers for more resources

A low temporal noise and high dynamic range CMOS image sensor is developed. A 1Mpixel CMOS image sensor with column-parallel folding-integration and cyclic ADCs has 80 mu V-rms (1.2e(-)) temporal noise, 82 dB dynamic range using 64 samplings in the folding-integration ADC mode. Very high variable gray-scale resolution of 13b through 19b is attained by changing the number of samplings of pixel outputs. The implemented CMOS image sensor using a 0.18-mu m technology has the sensitivity of 10-V/lx . s, the conversion gain of 67-mu V/e(-), and linear digital code range of more than 4 decades.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available