Journal
IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume 44, Issue 1, Pages 127-135Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2008.2007158
Keywords
GOPS; intelligent visual sensor; SIMD; single-instruction multiple-data; video analysis; vision processor
Categories
Ask authors/readers for more resources
iVisual, an intelligent visual sensor SoC integrating 2790 fps CMOS image sensor and 76.8 GOPS, 374 mW vision processor, is implemented on a 7.5 mm x 9.4 mm die in a UMC 0.18 mu m CMOS Image Sensor process. Light-in., answer-out SoC architecture is adopted to avoid possible privacy problems. A feature processor is designed to eliminate the dataflow mismatch between processor array and scalar, processor to increase 36% of average throughput. To increase hardware utilization, an inter-processor synchronization scheme is adopted to increase 23% of average throughput. Memory access is reduced by 94% to save 726 mW of power consumption. A bitplane-based single port memory structure is adopted to reduce SRAM area. The 205 GOPS/W power efficiency and 1.16 GOPS/mm(2) area efficiency are therefore achieved by use of the proposed techniques.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available