4.6 Article

Reset Instability in Pulsed-Operated Unipolar Resistive-Switching Random Access Memory Devices

Journal

IEEE ELECTRON DEVICE LETTERS
Volume 32, Issue 6, Pages 719-721

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2011.2131631

Keywords

Crossbar architecture; nonvolatile memory; resistive-switching random access memory (RRAM)

Ask authors/readers for more resources

Resistive-switching random access memory (RRAM) devices are attracting increasing interest as a potential candidate for high-density nonvolatile memory devices. One of the main issues toward RRAM feasibility is the reduction of the reset current I(reset) necessary to restore the high-resistance state in the device. I(reset) can be reduced by controlling the size of the conductive filament responsible for the low-resistance state; however, available data only focus on direct-current reset analysis. This letter addresses I(reset) reduction under pulsed operation. Unstable reset behaviors, including set-reset and set instability, are shown to occur during relatively fast pulses and starting from set states with relatively large resistance values. These instability effects limit I(reset) reduction, posing a potential issue of minimum reset current achievable in RRAM devices.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available