IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Note: The following journal information is for reference only. Please check the journal website for updated information prior to submission.
Journal Title
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
IEEE T VLSI SYST
ISSN / eISSN
1063-8210 / 1557-9999
Aims and Scope
The IEEE Transactions on VLSI Systems is published as a monthly journal under the co-sponsorship of the IEEE Circuits and Systems Society, the IEEE Computer Society, and the IEEE Solid-State Circuits Society.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels.
To address this critical area through a common forum, the IEEE Transactions on VLSI Systems have been founded. The editorial board, consisting of international experts, invites original papers which emphasize and merit the novel systems integration aspects of microelectronic systems including interactions among systems design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and systems level qualification. Thus, the coverage of these Transactions will focus on VLSI/ULSI microelectronic systems integration.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels.
To address this critical area through a common forum, the IEEE Transactions on VLSI Systems have been founded. The editorial board, consisting of international experts, invites original papers which emphasize and merit the novel systems integration aspects of microelectronic systems including interactions among systems design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and systems level qualification. Thus, the coverage of these Transactions will focus on VLSI/ULSI microelectronic systems integration.
Subject Area
COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
ENGINEERING, ELECTRICAL & ELECTRONIC
CiteScore
6.40
View Trend
CiteScore Ranking
Category | Quartile | Rank |
---|---|---|
Engineering - Electrical and Electronic Engineering | Q1 | #195/797 |
Engineering - Hardware and Architecture | Q2 | #51/177 |
Engineering - Software | Q2 | #124/407 |
Web of Science Core Collection
Science Citation Index Expanded (SCIE) | Social Sciences Citation Index (SSCI) |
---|---|
Indexed | - |
Category (Journal Citation Reports 2024) | Quartile |
---|---|
COMPUTER SCIENCE, HARDWARE & ARCHITECTURE | Q2 |
ENGINEERING, ELECTRICAL & ELECTRONIC | Q2 |
H-index
95
Country/Area of Publication
UNITED STATES
Publisher
Institute of Electrical and Electronics Engineers Inc.
Publication Frequency
Bimonthly
Annual Article Volume
241
Open Access
NO
Contact
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC, 445 HOES LANE, PISCATAWAY, USA, NJ, 08855-4141
Verified Reviews
All four reviewers were very responsible, and the quality of the paper did improve significantly after making revisions based on their suggestions.
Create your own webinar
Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.
Create NowBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started